



Parasitic Capacitance *E_{qoss}* Loss Mechanism, Calculation, and Measurement in Hard-Switching for GaN HEMTs

Ruoyu Hou, Juncheng Lu, and Di Chen GaN Systems Inc.





- 1. Introduction
- 2. E_{qoss} loss mechanism
- 3. E_{qoss} loss calculation
- 4. E_{qoss} loss measurement method and experimental verification
- 5. Conclusions

Systems



1. Introduction



- GaN HEMTs can be applied to both soft-switching and hard-switching applications.
- For soft-switching ZVS technique, the turn-on switching loss is zero.
- This application note is about the parasitic capacitance loss during the turn-on of the hard-switching application.



7 kW Level-2 EV onboard charger from Hella (soft-switching)







2. E_{aoss} loss mechanism



Hard-switching transition of Si MOSFET



Switch commutation operating principle of Si MOSFET




Hard switching turn-on of a Si SJ MOSFET @ 400V/22A




2. E_{aoss} loss mechanism







Switch commutation operating principle of GaN HEMT



Hard switching turn-on of a GaN E-HEMT @ 400V/22A

• Zero Q_{rr} loss


Zero Q_{rr} period → High switching freq



2. E_{aoss} loss mechanism




Hard-switching loss distribution




Hard switching turn-on of a Si SJ MOSFET @ 400V/22A



Hard switching turn-on of a GaN E-HEMT @ 400V/22A



Hard-switching turn-on loss of Si MOSFET




Hard-switching turn-on loss of GaN HEMT

2. E_{goss} loss mechanism




Switching loss distribution of GaN HEMT

E_{on}/E_{off} loss distribution of GaN HEMT



- E_{aoss} and E_{oss} loss affect the overall E_{on} loss, especially under light load operating condition.
- Accurate E_{aoss} and E_{oss} loss calculations are necessary.










E_{qoss} loss calculation

• E_{oss} loss calculation equation does not apply to E_{qoss} .




• E_{aoss} loss is higher than E_{oss} loss, as usually the C_{oss} of the device is higher at lower voltage V_{ds} region.

3. E_{goss} loss calculation



Eqoss loss comparison with Si MOSFET

- The capacitance C_{oss} of Si MOSFET is more nonlinear than GaN's.
- Much higher C_{oss} value under low voltage region.
- E_{qoss} loss of Si MOSFET is significantly larger.






Other parasitic capacitances contribute to E_{qoss} loss

 On double pulse test (DPT) circuit, the measured E_{oss}/E_{qoss} also includes the parasitic capacitances from PCB and inductor. Taking C_{pcb} and C_{pl} into account:

$$E_{oss} = \int_{0}^{V_{dc}} V_{ds} \cdot C_{oss(V_{ds})} dV_{ds} + \frac{1}{2} (C_{pl} + C_{pcb}) V_{dc}^{2} \qquad E_{qoss} = \int_{0}^{V_{dc}} (V_{dc} - V_{ds}) \cdot C_{oss(V_{ds})} dV_{ds} + \frac{1}{2} (C_{pl} + C_{pcb}) V_{dc}^{2}$$


- A Q3D simulation has been performed on the GS66508T evaluation board.
- The total voltage-independent capacitance is about 20 pF.



Parasitic capacitances that contribute to E_{qoss} loss in DPT circuit



GS66508T evaluation daughter board




PCB parasitic capacitance from switching node to bus+/- node






A. Load current independence

- Several double pulse tests based on GS66516T under different load currents were performed.
- The load current independence of the current bump also indicates the absence of body diode.



Time Measured drain current waveforms of GS66516T under different load currents




Zoomed current bump comparison of GS66516T under different load currents



B. Eqoss loss measurement method

APEC.

- During the DPT, the *E*_{qoss} can be measured either upon turn-on of the first pulse or on the turn-on of the second pulse.
- In order to simplify the *E*_{qoss} loss measurement, the loss is measured at the turn-on of the first pulse which the V/I loss is zero.




Simulated double pulse testing waveform




C. Eqoss loss measurement setup

• To verify the impact factor and also the value of the loss, the DPT platform with closed-loop temperature control is applied.



DPT setup with junction temperature control



Monitored temperature thru thermal holes


Systems



D. Junction temperature and switching speed independence

APEC_®


 $R_{g_{on}}$ is chosen as 30 ohm and 50 ohm, as the purpose of the test is to prove the switching speed independence and also measure the E_{aoss} energy loss as accurate as possible.






Summary on E_{qoss} loss measurement

• Test results are consistent which indicates E_{qoss} is also independent on the junction temperature and switching speed.



Measured results with different T_j and R_g

• By considering the other parasitic capacitances, the discrepancy between the theoretical values and measured values is relatively small, verifying the calculation method.



Comparison between measurement and calculation results





- Detailed *E*_{qoss} loss mechanism, calculation and measurement method for GaN HEMTs are presented.
- The E_{qoss} loss of GaN HEMT is significantly lower compared with Si MOSFET.
- Experimental results verify the E_{qoss} loss calculation method and also prove that the loss is only a function of voltage and the corresponding capacitances.
- The accurate E_{qoss} loss calculation yields a more accurate E_{on} loss estimation, especially under light load condition.